image/svg+xmlXTEST — Test If In Transactional ExecutionInstruction Operand EncodingDescriptionThe XTEST instruction queries the transactional execution status. If the instruction executes inside a transaction-ally executing RTM region or a transactionally executing HLE region, then the ZF flag is cleared, else it is set.OperationXTESTIF (RTM_ACTIVE = 1 OR HLE_ACTIVE = 1)THENZF := 0ELSEZF := 1FI;Flags AffectedThe ZF flag is cleared if the instruction is executed transactionally; otherwise it is set to 1. The CF, OF, SF, PF, and AF, flags are cleared.Intel C/C++ Compiler Intrinsic EquivalentXTEST:int _xtest( void );SIMD Floating-Point ExceptionsNoneOther Exceptions#UDCPUID.(EAX=7, ECX=0):EBX.HLE[bit 4] = 0 and CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0.If LOCK prefix is used.Opcode/InstructionOp/ En64/32bit Mode SupportCPUID Feature FlagDescriptionNP 0F 01 D6XTESTZOV/VHLE or RTMTest if executing in a transactional regionOp/EnOperand 1Operand2Operand3Operand4ZONANANANA

image/svg+xml

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.