image/svg+xmlVRCP28SD—Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative ErrorInstruction Operand EncodingDescriptionComputes the reciprocal approximation of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than 2^-28 of maximum relative error. The result is written into the low float64 element of the destination operand according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FTZ.If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is ±∞, ±0.0 is returned for that element. Also, if any source element is ±0.0, ±∞ is returned for that element.The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1. A numerically exact implementation of VRCP28xx can be found at https://software.intel.com/en-us/articles/refer-ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2.OperationVRCP28SD ((EVEX encoded versions) IF k1[0] OR *no writemask* THENDEST[63: 0] := RCP_28_DP(1.0/SRC2[63: 0]);ELSE IF *merging-masking*; merging-maskingTHEN *DEST[63: 0] remains unchanged*ELSE ; zeroing-maskingDEST[63: 0] := 0FI;FI;ENDFOR;DEST[127:64] := SRC1[127: 64]DEST[MAXVL-1:128] := 0Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.LLIG.66.0F38.W1 CB /rVRCP28SD xmm1 {k1}{z}, xmm2, xmm3/m64 {sae}AV/VAVX512ERComputes the approximate reciprocal ( < 2^-28 relative error) of the scalar double-precision floating-point value in xmm3/m64 and stores the results in xmm1. Under writemask. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 ScalarModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA

image/svg+xmlIntel C/C++ Compiler Intrinsic EquivalentVRCP28SD __m128d _mm_rcp28_round_sd ( __m128d a, __m128d b, int sae);VRCP28SD __m128d _mm_mask_rcp28_round_sd(__m128d s, __mmask8 m, __m128d a, __m128d b, int sae);VRCP28SD __m128d _mm_maskz_rcp28_round_sd(__mmask8 m, __m128d a, __m128d b, int sae);SIMD Floating-Point ExceptionsInvalid (if SNaN input), Divide-by-zeroOther ExceptionsSee Table2-47, “Type E3 Class Exception Conditions”.Table 6-4. VRCP28SD Special CasesInput valueResult valueCommentsNANQNAN(input)If (SRC = SNaN) then #I0 ≤ X < 2-1022INFPositive input denormal or zero; #Z-2-1022 < X ≤ -0-INFNegative input denormal or zero; #ZX > 21022+0.0fX < -21022-0.0fX = +∞+0.0fX = -∞-0.0fX = 2-n2nExact result (unless input/output is a denormal)X = -2-n-2nExact result (unless input/output is a denormal)

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.