VPSRLVW/VPSRLVD/VPSRLVQ—Variable Bit Shift Right Logical Instruction Operand EncodingOpcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionVEX.128.66.0F38.W0 45 /rVPSRLVD xmm1, xmm2, xmm3/m128AV/VAVX2Shift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.VEX.128.66.0F38.W1 45 /rVPSRLVQ xmm1, xmm2, xmm3/m128AV/VAVX2Shift quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.VEX.256.66.0F38.W0 45 /rVPSRLVD ymm1, ymm2, ymm3/m256AV/VAVX2Shift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.VEX.256.66.0F38.W1 45 /rVPSRLVQ ymm1, ymm2, ymm3/m256AV/VAVX2Shift quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.EVEX.128.66.0F38.W1 10 /rVPSRLVW xmm1 {k1}{z}, xmm2, xmm3/m128BV/VAVX512VLAVX512BWShift words in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s using writemask k1.EVEX.256.66.0F38.W1 10 /rVPSRLVW ymm1 {k1}{z}, ymm2, ymm3/m256BV/VAVX512VLAVX512BWShift words in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s using writemask k1.EVEX.512.66.0F38.W1 10 /rVPSRLVW zmm1 {k1}{z}, zmm2, zmm3/m512BV/VAVX512BWShift words in zmm2 right by amount specified in the corresponding element of zmm3/m512 while shifting in 0s using writemask k1.EVEX.128.66.0F38.W0 45 /rVPSRLVD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcstCV/VAVX512VLAVX512FShift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m32bcst while shifting in 0s using writemask k1.EVEX.256.66.0F38.W0 45 /rVPSRLVD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcstCV/VAVX512VLAVX512FShift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m32bcst while shifting in 0s using writemask k1.EVEX.512.66.0F38.W0 45 /rVPSRLVD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcstCV/VAVX512FShift doublewords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m32bcst while shifting in 0s using writemask k1.EVEX.128.66.0F38.W1 45 /rVPSRLVQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcstCV/VAVX512VLAVX512FShift quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m64bcst while shifting in 0s using writemask k1.EVEX.256.66.0F38.W1 45 /rVPSRLVQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcstCV/VAVX512VLAVX512FShift quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m64bcst while shifting in 0s using writemask k1.EVEX.512.66.0F38.W1 45 /rVPSRLVQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcstCV/VAVX512FShift quadwords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m64bcst while shifting in 0s using writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)NABFull MemModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NACFullModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.