VPROLD/VPROLVD/VPROLQ/VPROLVQ—Bit Rotate LeftInstruction Operand EncodingOpcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.128.66.0F38.W0 15 /rVPROLVD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcstBV/VAVX512VLAVX512FRotate doublewords in xmm2 left by count in the corresponding element of xmm3/m128/m32bcst. Result written to xmm1 under writemask k1.EVEX.128.66.0F.W0 72 /1 ibVPROLD xmm1 {k1}{z}, xmm2/m128/m32bcst, imm8AV/VAVX512VLAVX512FRotate doublewords in xmm2/m128/m32bcst left by imm8. Result written to xmm1 using writemask k1.EVEX.128.66.0F38.W1 15 /rVPROLVQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcstBV/VAVX512VLAVX512FRotate quadwords in xmm2 left by count in the corresponding element of xmm3/m128/m64bcst. Result written to xmm1 under writemask k1.EVEX.128.66.0F.W1 72 /1 ibVPROLQ xmm1 {k1}{z}, xmm2/m128/m64bcst, imm8AV/VAVX512VLAVX512FRotate quadwords in xmm2/m128/m64bcst left by imm8. Result written to xmm1 using writemask k1.EVEX.256.66.0F38.W0 15 /rVPROLVD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcstBV/VAVX512VLAVX512FRotate doublewords in ymm2 left by count in the corresponding element of ymm3/m256/m32bcst. Result written to ymm1 under writemask k1.EVEX.256.66.0F.W0 72 /1 ibVPROLD ymm1 {k1}{z}, ymm2/m256/m32bcst, imm8AV/VAVX512VLAVX512FRotate doublewords in ymm2/m256/m32bcst left by imm8. Result written to ymm1 using writemask k1.EVEX.256.66.0F38.W1 15 /rVPROLVQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcstBV/VAVX512VLAVX512FRotate quadwords in ymm2 left by count in the corresponding element of ymm3/m256/m64bcst. Result written to ymm1 under writemask k1.EVEX.256.66.0F.W1 72 /1 ibVPROLQ ymm1 {k1}{z}, ymm2/m256/m64bcst, imm8AV/VAVX512VLAVX512FRotate quadwords in ymm2/m256/m64bcst left by imm8. Result written to ymm1 using writemask k1.EVEX.512.66.0F38.W0 15 /rVPROLVD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcstBV/VAVX512FRotate left of doublewords in zmm2 by count in the corresponding element of zmm3/m512/m32bcst. Result written to zmm1 using writemask k1.EVEX.512.66.0F.W0 72 /1 ibVPROLD zmm1 {k1}{z}, zmm2/m512/m32bcst, imm8AV/VAVX512FRotate left of doublewords in zmm3/m512/m32bcst by imm8. Result written to zmm1 using writemask k1.EVEX.512.66.0F38.W1 15 /rVPROLVQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcstBV/VAVX512FRotate quadwords in zmm2 left by count in the corresponding element of zmm3/m512/m64bcst. Result written to zmm1under writemask k1.EVEX.512.66.0F.W1 72 /1 ibVPROLQ zmm1 {k1}{z}, zmm2/m512/m64bcst, imm8AV/VAVX512FRotate quadwords in zmm2/m512/m64bcst left by imm8. Result written to zmm1 using writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4AFullVEX.vvvv (w)ModRM:r/m (R)Imm8NABFullModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.