VPMOVDW/VPMOVSDW/VPMOVUSDW—Down Convert DWord to WordInstruction Operand EncodingDescription VPMOVDW down converts 32-bit integer elements in the source operand (the second operand) into packed words using truncation. VPMOVSDW converts signed 32-bit integers into packed signed words using signed saturation. VPMOVUSDW convert unsigned double-word values into unsigned word values using unsigned saturation. The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location.Down-converted word elements are written to the destination operand (the first operand) from the least-significant word. Word elements of the destination operand are updated according to the writemask. Bits (MAXVL-1:256/128/64) of the register destination are zeroed.EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.128.F3.0F38.W0 33 /rVPMOVDW xmm1/m64 {k1}{z}, xmm2AV/VAVX512VLAVX512FConverts 4 packed double-word integers from xmm2 into 4 packed word integers in xmm1/m64 with truncation under writemask k1.EVEX.128.F3.0F38.W0 23 /rVPMOVSDW xmm1/m64 {k1}{z}, xmm2AV/VAVX512VLAVX512FConverts 4 packed signed double-word integers from xmm2 into 4 packed signed word integers in ymm1/m64 usingsigned saturation under writemask k1.EVEX.128.F3.0F38.W0 13 /rVPMOVUSDW xmm1/m64 {k1}{z}, xmm2AV/VAVX512VLAVX512FConverts 4 packed unsigned double-word integers from xmm2 into 4 packed unsigned word integers in xmm1/m64 usingunsigned saturation under writemask k1.EVEX.256.F3.0F38.W0 33 /rVPMOVDW xmm1/m128 {k1}{z}, ymm2AV/VAVX512VLAVX512FConverts 8 packed double-word integers from ymm2 into 8 packed word integers in xmm1/m128 with truncation under writemask k1.EVEX.256.F3.0F38.W0 23 /rVPMOVSDW xmm1/m128 {k1}{z}, ymm2AV/VAVX512VLAVX512FConverts 8 packed signed double-word integers from ymm2 into 8 packed signed word integers in xmm1/m128 usingsigned saturation under writemask k1.EVEX.256.F3.0F38.W0 13 /rVPMOVUSDW xmm1/m128 {k1}{z}, ymm2AV/VAVX512VLAVX512FConverts 8 packed unsigned double-word integers from ymm2 into 8 packed unsigned word integers in xmm1/m128 usingunsigned saturation under writemask k1.EVEX.512.F3.0F38.W0 33 /rVPMOVDW ymm1/m256 {k1}{z}, zmm2AV/VAVX512FConverts 16 packed double-word integers from zmm2 into 16 packed word integers in ymm1/m256 with truncation under writemask k1.EVEX.512.F3.0F38.W0 23 /rVPMOVSDW ymm1/m256 {k1}{z}, zmm2AV/VAVX512FConverts 16 packed signed double-word integers from zmm2 into 16 packed signed word integers in ymm1/m256 usingsigned saturation under writemask k1.EVEX.512.F3.0F38.W0 13 /rVPMOVUSDW ymm1/m256 {k1}{z}, zmm2AV/VAVX512FConverts 16 packed unsigned double-word integers from zmm2 into 16 packed unsigned word integers in ymm1/m256 usingunsigned saturation under writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4AHalf MemModRM:r/m (w)ModRM:reg (r)NANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.