VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M—Convert a Vector Register to a Mask Instruction Operand EncodingDescription Converts a vector register to a mask register. Each element in the destination register is set to 1 or 0 depending on the value of most significant bit of the corresponding element in the source register.The source operand is a ZMM/YMM/XMM register. The destination operand is a mask register.EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.Opcode/InstructionOp/En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.128.F3.0F38.W0 29 /r VPMOVB2M k1, xmm1RMV/VAVX512VLAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in XMM1. EVEX.256.F3.0F38.W0 29 /r VPMOVB2M k1, ymm1RMV/VAVX512VLAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in YMM1. EVEX.512.F3.0F38.W0 29 /r VPMOVB2M k1, zmm1 RMV/VAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in ZMM1. EVEX.128.F3.0F38.W1 29 /r VPMOVW2M k1, xmm1 RMV/VAVX512VLAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in XMM1. EVEX.256.F3.0F38.W1 29 /r VPMOVW2M k1, ymm1RMV/VAVX512VLAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in YMM1. EVEX.512.F3.0F38.W1 29 /r VPMOVW2M k1, zmm1RMV/VAVX512BWSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in ZMM1. EVEX.128.F3.0F38.W0 39 /r VPMOVD2M k1, xmm1 RMV/VAVX512VLAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in XMM1. EVEX.256.F3.0F38.W0 39 /r VPMOVD2M k1, ymm1 RMV/VAVX512VLAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in YMM1. EVEX.512.F3.0F38.W0 39 /r VPMOVD2M k1, zmm1RMV/VAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in ZMM1. EVEX.128.F3.0F38.W1 39 /r VPMOVQ2M k1, xmm1 RMV/VAVX512VLAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in XMM1. EVEX.256.F3.0F38.W1 39 /r VPMOVQ2M k1, ymm1 RMV/VAVX512VLAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in YMM1. EVEX.512.F3.0F38.W1 39 /r VPMOVQ2M k1, zmm1 RMV/VAVX512DQSets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in ZMM1. Op/EnOperand 1Operand 2Operand 3Operand 4RMModRM:reg (w)ModRM:r/m (r)NANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.