VPBROADCASTB/W/D/Q—Load with Broadcast Integer Data from General Purpose RegisterInstruction Operand EncodingDescriptionBroadcasts a 8-bit, 16-bit, 32-bit or 64-bit value from a general-purpose register (the second operand) to all the locations in the destination vector register (the first operand) using the writemask k1.EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.128.66.0F38.W0 7A /rVPBROADCASTB xmm1 {k1}{z}, regAV/VAVX512VLAVX512BWBroadcast an 8-bit value from a GPR to all bytes in the 128-bit destination subject to writemask k1.EVEX.256.66.0F38.W0 7A /rVPBROADCASTB ymm1 {k1}{z}, regAV/VAVX512VLAVX512BWBroadcast an 8-bit value from a GPR to all bytes in the 256-bit destination subject to writemask k1.EVEX.512.66.0F38.W0 7A /rVPBROADCASTB zmm1 {k1}{z}, regAV/VAVX512BWBroadcast an 8-bit value from a GPR to all bytes in the 512-bit destination subject to writemask k1.EVEX.128.66.0F38.W0 7B /rVPBROADCASTW xmm1 {k1}{z}, regAV/VAVX512VLAVX512BWBroadcast a 16-bit value from a GPR to all words in the 128-bit destination subject to writemask k1.EVEX.256.66.0F38.W0 7B /rVPBROADCASTW ymm1 {k1}{z}, regAV/VAVX512VLAVX512BWBroadcast a 16-bit value from a GPR to all words in the 256-bit destination subject to writemask k1.EVEX.512.66.0F38.W0 7B /rVPBROADCASTW zmm1 {k1}{z}, regAV/VAVX512BWBroadcast a 16-bit value from a GPR to all words in the 512-bit destination subject to writemask k1.EVEX.128.66.0F38.W0 7C /rVPBROADCASTD xmm1 {k1}{z}, r32AV/VAVX512VLAVX512FBroadcast a 32-bit value from a GPR to all double-words in the 128-bit destination subject to writemask k1.EVEX.256.66.0F38.W0 7C /rVPBROADCASTD ymm1 {k1}{z}, r32AV/VAVX512VLAVX512FBroadcast a 32-bit value from a GPR to all double-words in the 256-bit destination subject to writemask k1.EVEX.512.66.0F38.W0 7C /rVPBROADCASTD zmm1 {k1}{z}, r32AV/VAVX512FBroadcast a 32-bit value from a GPR to all double-words in the 512-bit destination subject to writemask k1.EVEX.128.66.0F38.W1 7C /rVPBROADCASTQ xmm1 {k1}{z}, r64AV/N.E.1AVX512VLAVX512FBroadcast a 64-bit value from a GPR to all quad-words in the 128-bit destination subject to writemask k1.EVEX.256.66.0F38.W1 7C /rVPBROADCASTQ ymm1 {k1}{z}, r64AV/N.E.1AVX512VLAVX512FBroadcast a 64-bit value from a GPR to all quad-words in the 256-bit destination subject to writemask k1.EVEX.512.66.0F38.W1 7C /rVPBROADCASTQ zmm1 {k1}{z}, r64AV/N.E.1NOTES:1. EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.AVX512FBroadcast a 64-bit value from a GPR to all quad-words in the 512-bit destination subject to writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 ScalarModRM:reg (w)ModRM:r/m (r)NANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.