VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4—Extract packed Integer ValuesInstruction Operand EncodingDescriptionVEXTRACTI128/VEXTRACTI32x4 and VEXTRACTI64x2 extract 128-bits of doubleword integer values from the source operand (the second operand) and store to the low 128-bit of the destination operand (the first operand). The 128-bit data extraction occurs at an 128-bit granular offset specified by imm8[0] (256-bit) or imm8[1:0] as the multiply factor. The destination may be either a vector register or an 128-bit memory location.VEXTRACTI32x4: The low 128-bit of the destination operand is updated at 32-bit granularity according to the writemask.VEXTRACTI64x2: The low 128-bit of the destination operand is updated at 64-bit granularity according to the writemask.VEXTRACTI32x8 and VEXTRACTI64x4 extract 256-bits of quadword integer values from the source operand (the second operand) and store to the low 256-bit of the destination operand (the first operand). The 256-bit data extraction occurs at an 256-bit granular offset specified by imm8[0] (256-bit) or imm8[0] as the multiply factor The destination may be either a vector register or a 256-bit memory location.VEXTRACTI32x8: The low 256-bit of the destination operand is updated at 32-bit granularity according to the writemask.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionVEX.256.66.0F3A.W0 39 /r ibVEXTRACTI128 xmm1/m128, ymm2, imm8AV/VAVX2Extract 128 bits of integer data from ymm2 and store results in xmm1/m128.EVEX.256.66.0F3A.W0 39 /r ibVEXTRACTI32X4 xmm1/m128 {k1}{z}, ymm2, imm8CV/VAVX512VLAVX512FExtract 128 bits of double-word integer values from ymm2 and store results in xmm1/m128 subject to writemask k1.EVEX.512.66.0F3A.W0 39 /r ibVEXTRACTI32x4 xmm1/m128 {k1}{z}, zmm2, imm8CV/VAVX512FExtract 128 bits of double-word integer values from zmm2 and store results in xmm1/m128 subject to writemask k1.EVEX.256.66.0F3A.W1 39 /r ibVEXTRACTI64X2 xmm1/m128 {k1}{z}, ymm2, imm8BV/VAVX512VLAVX512DQExtract 128 bits of quad-word integer values from ymm2 and store results in xmm1/m128 subject to writemask k1.EVEX.512.66.0F3A.W1 39 /r ibVEXTRACTI64X2 xmm1/m128 {k1}{z}, zmm2, imm8BV/VAVX512DQExtract 128 bits of quad-word integer values from zmm2 and store results in xmm1/m128 subject to writemask k1.EVEX.512.66.0F3A.W0 3B /r ibVEXTRACTI32X8 ymm1/m256 {k1}{z}, zmm2, imm8DV/VAVX512DQExtract 256 bits of double-word integer values from zmm2 and store results in ymm1/m256 subject to writemask k1.EVEX.512.66.0F3A.W1 3B /r ibVEXTRACTI64x4 ymm1/m256 {k1}{z}, zmm2, imm8CV/VAVX512FExtract 256 bits of quad-word integer values from zmm2 and store results in ymm1/m256 subject to writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:r/m (w)ModRM:reg (r)Imm8NABTuple2ModRM:r/m (w)ModRM:reg (r)Imm8NACTuple4ModRM:r/m (w)ModRM:reg (r)Imm8NADTuple8ModRM:r/m (w)ModRM:reg (r)Imm8NA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.