image/svg+xmlVEXPANDPD—Load Sparse Packed Double-Precision Floating-Point Values from Dense MemoryInstruction Operand EncodingDescription Expand (load) up to 8/4/2, contiguous, double-precision floating-point values of the input vector in the source operand (the second operand) to sparse elements in the destination operand (the first operand) selected by the writemask k1. The destination operand is a ZMM/YMM/XMM register, the source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.The input vector starts from the lowest element in the source operand. The writemask register k1 selects the desti-nation elements (a partial vector or sparse elements if less than 8 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z.EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.OperationVEXPANDPD (EVEX encoded versions) (KL, VL) = (2, 128), (4, 256), (8, 512)k := 0FOR j := 0 TO KL-1i := j * 64IF k1[j] OR *no writemask*THEN DEST[i+63:i] := SRC[k+63:k];k := k + 64ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+63:i] remains unchanged*ELSE ; zeroing-maskingTHEN DEST[i+63:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL] := 0Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.128.66.0F38.W1 88 /rVEXPANDPD xmm1 {k1}{z}, xmm2/m128AV/VAVX512VLAVX512FExpand packed double-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.EVEX.256.66.0F38.W1 88 /rVEXPANDPD ymm1 {k1}{z}, ymm2/m256AV/VAVX512VLAVX512FExpand packed double-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.EVEX.512.66.0F38.W1 88 /rVEXPANDPD zmm1 {k1}{z}, zmm2/m512AV/VAVX512FExpand packed double-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 ScalarModRM:reg (w)ModRM:r/m (r)NANA

image/svg+xmlIntel C/C++ Compiler Intrinsic EquivalentVEXPANDPD __m512d _mm512_mask_expand_pd( __m512d s, __mmask8 k, __m512d a);VEXPANDPD __m512d _mm512_maskz_expand_pd( __mmask8 k, __m512d a);VEXPANDPD __m512d _mm512_mask_expandloadu_pd( __m512d s, __mmask8 k, void * a);VEXPANDPD __m512d _mm512_maskz_expandloadu_pd( __mmask8 k, void * a);VEXPANDPD __m256d _mm256_mask_expand_pd( __m256d s, __mmask8 k, __m256d a);VEXPANDPD __m256d _mm256_maskz_expand_pd( __mmask8 k, __m256d a);VEXPANDPD __m256d _mm256_mask_expandloadu_pd( __m256d s, __mmask8 k, void * a);VEXPANDPD __m256d _mm256_maskz_expandloadu_pd( __mmask8 k, void * a);VEXPANDPD __m128d _mm_mask_expand_pd( __m128d s, __mmask8 k, __m128d a);VEXPANDPD __m128d _mm_maskz_expand_pd( __mmask8 k, __m128d a);VEXPANDPD __m128d _mm_mask_expandloadu_pd( __m128d s, __mmask8 k, void * a);VEXPANDPD __m128d _mm_maskz_expandloadu_pd( __mmask8 k, void * a);SIMD Floating-Point ExceptionsNoneOther ExceptionsSee Exceptions Type E4.nb in Table2-49, “Type E4 Class Exception Conditions”; additionally:#UDIf EVEX.vvvv != 1111B.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.