image/svg+xmlVCVTUSI2SD—Convert Unsigned Integer to Scalar Double-Precision Floating-Point ValueInstruction Operand EncodingDescriptionConverts an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the second source operand to a double-precision floating-point value in the destination operand. The result is stored in the low quadword of the destination operand. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from corre-sponding bits in the first source operand. Bits (MAXVL-1:128) of the destination register are zeroed.EVEX.W1 version: promotes the instruction to use 64-bit input value in 64-bit mode.EVEX.W0 version: attempt to encode this instruction with EVEX embedded rounding is ignored.OperationVCVTUSI2SD (EVEX encoded version)IF (SRC2 *is register*) AND (EVEX.b = 1) THENSET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC);ELSE SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC);FI;IF 64-Bit Mode And OperandSize = 64THENDEST[63:0] := Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[63:0]);ELSEDEST[63:0] := Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[31:0]);FI;DEST[127:64] := SRC1[127:64]DEST[MAXVL-1:128] := 0Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.LLIG.F2.0F.W0 7B /rVCVTUSI2SD xmm1, xmm2, r/m32AV/VAVX512FConvert one unsigned doubleword integer from r/m32 to one double-precision floating-point value in xmm1.EVEX.LLIG.F2.0F.W1 7B /rVCVTUSI2SD xmm1, xmm2, r/m64{er}AV/N.E.1NOTES:1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version isused.AVX512FConvert one unsigned quadword integer from r/m64 to one double-precision floating-point value in xmm1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 ScalarModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA

image/svg+xmlIntel C/C++ Compiler Intrinsic EquivalentVCVTUSI2SD __m128d _mm_cvtu32_sd( __m128d s, unsigned a); VCVTUSI2SD __m128d _mm_cvtu64_sd( __m128d s, unsigned __int64 a);VCVTUSI2SD __m128d _mm_cvt_roundu64_sd( __m128d s, unsigned __int64 a, int r);SIMD Floating-Point ExceptionsPrecisionOther ExceptionsSee Table2-48, “Type E3NF Class Exception Conditions” if W1, else see Table2-59, “Type E10NF Class Exception Conditions”.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.