image/svg+xmlVCVTTSD2USI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned IntegerInstruction Operand EncodingDescriptionConverts with truncation a double-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2w – 1 is returned, where w represents the number of bits in the destination format.EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.OperationVCVTTSD2USI (EVEX encoded version)IF 64-Bit Mode and OperandSize = 64THENDEST[63:0] := Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]);ELSEDEST[31:0] := Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]);FIIntel C/C++ Compiler Intrinsic EquivalentVCVTTSD2USI unsigned int _mm_cvttsd_u32(__m128d);VCVTTSD2USI unsigned int _mm_cvtt_roundsd_u32(__m128d, int sae);VCVTTSD2USI unsigned __int64 _mm_cvttsd_u64(__m128d);VCVTTSD2USI unsigned __int64 _mm_cvtt_roundsd_u64(__m128d, int sae);SIMD Floating-Point ExceptionsInvalid, PrecisionOther ExceptionsEVEX-encoded instructions, see Table2-48, “Type E3NF Class Exception Conditions”.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.LLIG.F2.0F.W0 78 /rVCVTTSD2USI r32, xmm1/m64{sae}AV/VAVX512FConvert one double-precision floating-point value from xmm1/m64 to one unsigned doubleword integer r32 using truncation.EVEX.LLIG.F2.0F.W1 78 /rVCVTTSD2USI r64, xmm1/m64{sae}AV/N.E.1NOTES:1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version isused.AVX512FConvert one double-precision floating-point value from xmm1/m64 to one unsigned quadword integer zero-extended into r64 using truncation.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 FixedModRM:reg (w)ModRM:r/m (r)NANA

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.