image/svg+xmlVCVTSS2USI—Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword IntegerInstruction Operand EncodingDescriptionConverts a single-precision floating-point value in the source operand (the second operand) to an unsigned double-word integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2w – 1 is returned, where w represents the number of bits in the destination format.VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode.Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.OperationVCVTSS2USI (EVEX encoded version)IF (SRC *is register*) AND (EVEX.b = 1) THENSET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC);ELSE SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC);FI;IF 64-bit Mode and OperandSize = 64THENDEST[63:0] := Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]);ELSEDEST[31:0] := Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]);FI;Intel C/C++ Compiler Intrinsic EquivalentVCVTSS2USI unsigned _mm_cvtss_u32( __m128 a);VCVTSS2USI unsigned _mm_cvt_roundss_u32( __m128 a, int r);VCVTSS2USI unsigned __int64 _mm_cvtss_u64( __m128 a);VCVTSS2USI unsigned __int64 _mm_cvt_roundss_u64( __m128 a, int r);Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionEVEX.LLIG.F3.0F.W0 79 /rVCVTSS2USI r32, xmm1/m32{er}AV/VAVX512FConvert one single-precision floating-point value from xmm1/m32 to one unsigned doubleword integer in r32.EVEX.LLIG.F3.0F.W1 79 /rVCVTSS2USI r64, xmm1/m32{er}AV/N.E.1NOTES:1. EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.AVX512FConvert one single-precision floating-point value from xmm1/m32 to one unsigned quadword integer in r64.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ATuple1 FixedModRM:reg (w)ModRM:r/m (r)NANA

image/svg+xmlSIMD Floating-Point ExceptionsInvalid, PrecisionOther ExceptionsEVEX-encoded instructions, see Table2-48, “Type E3NF Class Exception Conditions”.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.