UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point ValuesInstruction Operand EncodingDescriptionPerforms an interleaved unpack of the high single-precision floating-point values from the first source operand and the second source operand. 128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.VEX.256 encoded version: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionNP 0F 15 /rUNPCKHPS xmm1, xmm2/m128AV/VSSEUnpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/m128.VEX.128.0F.WIG 15 /rVUNPCKHPS xmm1, xmm2, xmm3/m128BV/VAVXUnpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128.VEX.256.0F.WIG 15 /rVUNPCKHPS ymm1, ymm2, ymm3/m256BV/VAVXUnpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256.EVEX.128.0F.W0 15 /rVUNPCKHPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcstCV/VAVX512VLAVX512FUnpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128/m32bcst and write result to xmm1 subject to writemask k1.EVEX.256.0F.W0 15 /rVUNPCKHPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcstCV/VAVX512VLAVX512FUnpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256/m32bcst and write result to ymm1 subject to writemask k1.EVEX.512.0F.W0 15 /rVUNPCKHPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcstCV/VAVX512FUnpacks and Interleaves single-precision floating-point values from high quadwords of zmm2 and zmm3/m512/m32bcst and write result to zmm1 subject to writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (r, w)ModRM:r/m (r)NANABNAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)NACFullModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.