SQRTPD—Square Root of Double-Precision Floating-Point ValuesInstruction Operand EncodingDescriptionPerforms a SIMD computation of the square roots of the two, four or eight packed double-precision floating-point values in the source operand (the second operand) stores the packed double-precision floating-point results in the destination operand (the first operand). EVEX encoded versions: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed.VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destina-tion operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destina-tion is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified.Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescription66 0F 51 /rSQRTPD xmm1, xmm2/m128AV/VSSE2Computes Square Roots of the packed double-precision floating-point values in xmm2/m128 and stores the result in xmm1.VEX.128.66.0F.WIG 51 /rVSQRTPD xmm1, xmm2/m128AV/VAVXComputes Square Roots of the packed double-precision floating-point values in xmm2/m128 and stores the result in xmm1.VEX.256.66.0F.WIG 51 /rVSQRTPD ymm1, ymm2/m256AV/VAVXComputes Square Roots of the packed double-precision floating-point values in ymm2/m256 and stores the result in ymm1.EVEX.128.66.0F.W1 51 /rVSQRTPD xmm1 {k1}{z}, xmm2/m128/m64bcstBV/VAVX512VLAVX512FComputes Square Roots of the packed double-precision floating-point values in xmm2/m128/m64bcst and stores the result in xmm1 subject to writemask k1.EVEX.256.66.0F.W1 51 /rVSQRTPD ymm1 {k1}{z}, ymm2/m256/m64bcstBV/VAVX512VLAVX512FComputes Square Roots of the packed double-precision floating-point values in ymm2/m256/m64bcst and stores the result in ymm1 subject to writemask k1.EVEX.512.66.0F.W1 51 /rVSQRTPD zmm1 {k1}{z}, zmm2/m512/m64bcst{er}BV/VAVX512FComputes Square Roots of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the result in zmm1 subject to writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)ModRM:r/m (r)NANABFullModRM:reg (w)ModRM:r/m (r)NANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.