image/svg+xmlPMOVMSKB—Move Byte MaskInstruction Operand EncodingDescriptionCreates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand).The byte mask is 8 bits for 64-bit source operand, 16 bits for 128-bit source operand and 32 bits for 256-bit source operand. The destination operand is a general-purpose register. In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.Legacy SSE version: The source operand is an MMX technology register.128-bit Legacy SSE version: The source operand is an XMM register.VEX.128 encoded version: The source operand is an XMM register.VEX.256 encoded version: The source operand is a YMM register.Note: VEX.vvvv is reserved and must be 1111b. OperationPMOVMSKB (with 64-bit source operand and r32)r32[0] := SRC[7];r32[1] := SRC[15];(* Repeat operation for bytes 2 through 6 *)r32[7] := SRC[63]; r32[31:8] := ZERO_FILL;(V)PMOVMSKB (with 128-bit source operand and r32)r32[0] := SRC[7];r32[1] := SRC[15];(* Repeat operation for bytes 2 through 14 *)r32[15] := SRC[127]; r32[31:16] := ZERO_FILL;Opcode/InstructionOp/ En64/32 bit Mode SupportCPUID Feature FlagDescriptionNP 0F D7 /r1PMOVMSKB reg, mmRMV/V SSEMove a byte mask of mm to reg. The upper bits of r32 or r64 are zeroed66 0F D7 /rPMOVMSKB reg, xmmRMV/V SSE2Move a byte mask of xmm to reg. The upper bits of r32 or r64 are zeroedVEX.128.66.0F.WIG D7 /rVPMOVMSKB reg, xmm1RMV/VAVXMove a byte mask of xmm1 to reg. The upper bits of r32 or r64 are filled with zeros.VEX.256.66.0F.WIG D7 /rVPMOVMSKB reg, ymm1RMV/VAVX2Move a 32-bit mask of ymm1 to reg. The upper bits of r64 are filled with zeros.NOTES:1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.Op/EnOperand 1Operand 2Operand 3Operand 4RMModRM:reg (w)ModRM:r/m (r)NANA

image/svg+xmlVPMOVMSKB (with 256-bit source operand and r32)r32[0] := SRC[7];r32[1] := SRC[15];(* Repeat operation for bytes 3rd through 31*)r32[31] := SRC[255];PMOVMSKB (with 64-bit source operand and r64)r64[0] := SRC[7];r64[1] := SRC[15];(* Repeat operation for bytes 2 through 6 *)r64[7] := SRC[63]; r64[63:8] := ZERO_FILL;(V)PMOVMSKB (with 128-bit source operand and r64)r64[0] := SRC[7];r64[1] := SRC[15];(* Repeat operation for bytes 2 through 14 *)r64[15] := SRC[127]; r64[63:16] := ZERO_FILL;VPMOVMSKB (with 256-bit source operand and r64)r64[0] := SRC[7];r64[1] := SRC[15];(* Repeat operation for bytes 2 through 31*)r64[31] := SRC[255];r64[63:32] := ZERO_FILL;Intel C/C++ Compiler Intrinsic EquivalentPMOVMSKB:int _mm_movemask_pi8(__m64 a)(V)PMOVMSKB:int _mm_movemask_epi8 ( __m128i a)VPMOVMSKB:int _mm256_movemask_epi8 ( __m256i a)Flags AffectedNone.Numeric ExceptionsNone.Other ExceptionsSee Table2-24, “Type 7 Class Exception Conditions”; additionally:#UDIf VEX.vvvv ≠ 1111B.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.