image/svg+xmlPINSRW—Insert WordInstruction Operand EncodingDescriptionThree operand MMX and SSE instructions:Copies a word from the source operand and inserts it in the destination operand at the location specified with the count operand. (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged.Four operand AVX and AVX-512 instructions: Combines a word from the first source operand with the second source operand, and inserts it in the destination operand at the location specified with the count operand. The second source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The first source and destination operands are XMM registers. The count operand is an 8-bit immediate. When specifying a word location, the 3 least-significant bits specify the location.Bits (MAXVL-1:128) of the destination YMM register are zeroed. VEX.L/EVEX.L’L must be 0, otherwise the instruc-tion will #UD. Opcode/InstructionOp/ En64/32 bit Mode SupportCPUID Feature FlagDescriptionNP 0F C4 /r ib1PINSRW mm, r32/m16, imm8AV/VSSEInsert the low word from r32 or from m16 into mm at the word position specified by imm8.66 0F C4 /r ibPINSRW xmm, r32/m16, imm8AV/VSSE2Move the low word of r32 or from m16 into xmm at the word position specified by imm8.VEX.128.66.0F.W0 C4 /r ibVPINSRW xmm1, xmm2, r32/m16, imm8BV2/VAVXInsert the word from r32/m16 at the offset indicated by imm8 into the value from xmm2 and store result in xmm1.EVEX.128.66.0F.WIG C4 /r ibVPINSRW xmm1, xmm2, r32/m16, imm8CV/VAVX512BWInsert the word from r32/m16 at the offset indicated by imm8 into the value from xmm2 and store result in xmm1.NOTES:1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW).Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)ModRM:r/m (r)imm8NABNAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)imm8CTuple1 ScalarModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)Imm8

image/svg+xmlOperationPINSRW dest, src, imm8 (MMX)SEL := imm8[1:0] DEST.word[SEL] := src.word[0]PINSRW dest, src, imm8 (SSE)SEL := imm8[2:0] DEST.word[SEL] := src.word[0]VPINSRW dest, src1, src2, imm8 (AVX/AVX512)SEL := imm8[2:0]DEST := src1 DEST.word[SEL] := src2.word[0] DEST[MAXVL-1:128] := 0Intel C/C++ Compiler Intrinsic EquivalentPINSRW: __m64 _mm_insert_pi16 (__m64 a, int d, int n)PINSRW: __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)Flags AffectedNone.Numeric ExceptionsNone.Other ExceptionsEVEX-encoded instruction, see Table2-22, “Type 5 Class Exception Conditions”.EVEX-encoded instruction, see Table2-57, “Type E9NF Class Exception Conditions”.Additionally:#UD If VEX.L = 1 or EVEX.L’L > 0.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.