PINSRB/PINSRD/PINSRQ — Insert Byte/Dword/QwordInstruction Operand EncodingDescriptionCopies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other elements in the desti-nation register are left untouched.) The source operand can be a general-purpose register or a memory location. (When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destina-tion operand is an XMM register. The count operand is an 8-bit immediate. When specifying a qword[dword, byte] location in an XMM register, the [2, 4] least-significant bit(s) of the count operand specify the location.Opcode/InstructionOp/ En64/32 bit Mode SupportCPUID Feature FlagDescription66 0F 3A 20 /r ibPINSRB xmm1, r32/m8, imm8AV/VSSE4_1Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8.66 0F 3A 22 /r ibPINSRD xmm1, r/m32, imm8AV/VSSE4_1Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8.66 REX.W 0F 3A 22 /r ibPINSRQ xmm1, r/m64, imm8AV/N. E.SSE4_1Insert a qword integer value from r/m64 into the xmm1 at the destination element specified by imm8.VEX.128.66.0F3A.W0 20 /r ibVPINSRB xmm1, xmm2, r32/m8, imm8BV1/VNOTES:1. In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB).AVXMerge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.VEX.128.66.0F3A.W0 22 /r ibVPINSRD xmm1, xmm2, r/m32, imm8BV/VAVXInsert a dword integer value from r32/m32and rest from xmm2 into xmm1 at the dword offset in imm8.VEX.128.66.0F3A.W1 22 /r ibVPINSRQ xmm1, xmm2, r/m64, imm8BV/I22. VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.AVXInsert a qword integer value from r64/m64and rest from xmm2 into xmm1 at the qword offset in imm8.EVEX.128.66.0F3A.WIG 20 /r ibVPINSRB xmm1, xmm2, r32/m8, imm8CV/VAVX512BWMerge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.EVEX.128.66.0F3A.W0 22 /r ibVPINSRD xmm1, xmm2, r32/m32, imm8CV/VAVX512DQInsert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.EVEX.128.66.0F3A.W1 22 /r ibVPINSRQ xmm1, xmm2, r64/m64, imm8CV/N.E.2AVX512DQInsert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)ModRM:r/m (r)imm8NABNAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)imm8CTuple1 ScalarModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)Imm8
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.