image/svg+xmlPADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned SaturationOpcode/InstructionOp/ En64/32 bit Mode SupportCPUID Feature FlagDescriptionNP 0F DC /r1PADDUSB mm, mm/m64AV/VMMXAdd packed unsigned byte integers from mm/m64 and mm and saturate the results.66 0F DC /rPADDUSB xmm1, xmm2/m128AV/V SSE2Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results.NP 0F DD /r1PADDUSW mm, mm/m64AV/VMMXAdd packed unsigned word integers from mm/m64 and mm and saturate the results.66 0F DD /rPADDUSW xmm1, xmm2/m128AV/V SSE2Add packed unsigned word integers from xmm2/m128 to xmm1 and saturate the results.VEX.128.660F.WIG DC /rVPADDUSB xmm1, xmm2, xmm3/m128BV/V AVXAdd packed unsigned byte integers from xmm3/m128 to xmm2 and saturate the results.VEX.128.66.0F.WIG DD /rVPADDUSW xmm1, xmm2, xmm3/m128BV/V AVXAdd packed unsigned word integers from xmm3/m128 to xmm2 and saturate the results.VEX.256.66.0F.WIG DC /rVPADDUSB ymm1, ymm2, ymm3/m256BV/V AVX2Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.VEX.256.66.0F.WIG DD /rVPADDUSW ymm1, ymm2, ymm3/m256BV/V AVX2Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.EVEX.128.66.0F.WIG DC /rVPADDUSB xmm1 {k1}{z}, xmm2, xmm3/m128CV/VAVX512VLAVX512BWAdd packed unsigned byte integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.EVEX.256.66.0F.WIG DC /rVPADDUSB ymm1 {k1}{z}, ymm2, ymm3/m256CV/VAVX512VLAVX512BWAdd packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.EVEX.512.66.0F.WIG DC /rVPADDUSB zmm1 {k1}{z}, zmm2, zmm3/m512CV/VAVX512BWAdd packed unsigned byte integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.EVEX.128.66.0F.WIG DD /rVPADDUSW xmm1 {k1}{z}, xmm2, xmm3/m128CV/VAVX512VLAVX512BWAdd packed unsigned word integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.EVEX.256.66.0F.WIG DD /rVPADDUSW ymm1 {k1}{z}, ymm2, ymm3/m256CV/VAVX512VLAVX512BWAdd packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.

image/svg+xmlInstruction Operand EncodingDescriptionPerforms a SIMD add of the packed unsigned integers from the source operand (second operand) and the destina-tion operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.(V)PADDUSB performs a SIMD add of the packed unsigned integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.(V)PADDUSW performs a SIMD add of the packed unsigned word integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination is an ZMM/YMM/XMM register.VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding destination register destination are zeroed.128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.OperationPADDUSB (with 64-bit operands)DEST[7:0] := SaturateToUnsignedByte(DEST[7:0] + SRC (7:0] );(* Repeat add operation for 2nd through 7th bytes *)DEST[63:56] := SaturateToUnsignedByte(DEST[63:56] + SRC[63:56] PADDUSB (with 128-bit operands)DEST[7:0] := SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]);(* Repeat add operation for 2nd through 14th bytes *)DEST[127:120] := SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);EVEX.512.66.0F.WIG DD /rVPADDUSW zmm1 {k1}{z}, zmm2, zmm3/m512CV/VAVX512BWAdd packed unsigned word integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.NOTES:1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (r, w)ModRM:r/m (r)NANABNAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)NACFull MemModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA

image/svg+xmlVPADDUSB (VEX.128 encoded version)DEST[7:0] := SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);(* Repeat subtract operation for 2nd through 14th bytes *)DEST[127:120] := SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]);DEST[MAXVL-1:128] := 0VPADDUSB (VEX.256 encoded version)DEST[7:0] := SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);(* Repeat add operation for 2nd through 31st bytes *)DEST[255:248] := SaturateToUnsignedByte (SRC1[255:248] + SRC2[255:248]);PADDUSW (with 64-bit operands)DEST[15:0] := SaturateToUnsignedWord(DEST[15:0] + SRC[15:0] );(* Repeat add operation for 2nd and 3rd words *)DEST[63:48] := SaturateToUnsignedWord(DEST[63:48] + SRC[63:48] );PADDUSW (with 128-bit operands)DEST[15:0] := SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]);(* Repeat add operation for 2nd through 7th words *)DEST[127:112] := SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);VPADDUSW (VEX.128 encoded version)DEST[15:0] := SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);(* Repeat subtract operation for 2nd through 7th words *)DEST[127:112] := SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]);DEST[MAXVL-1:128] := 0VPADDUSW (VEX.256 encoded version)DEST[15:0] := SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);(* Repeat add operation for 2nd through 15th words *)DEST[255:240] := SaturateToUnsignedWord (SRC1[255:240] + SRC2[255:240])VPADDUSB (EVEX encoded versions)VPADDUSB (EVEX encoded versions)(KL, VL) = (16, 128), (32, 256), (64, 512)FOR j := 0 TO KL-1i := j * 8IF k1[j] OR *no writemask*THEN DEST[i+7:i] := SaturateToUnsignedByte (SRC1[i+7:i] + SRC2[i+7:i])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+7:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+7:i] = 0FIFI;ENDFOR;DEST[MAXVL-1:VL] := 0

image/svg+xmlVPADDUSW (EVEX encoded versions)(KL, VL) = (8, 128), (16, 256), (32, 512)FOR j := 0 TO KL-1i := j * 16IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateToUnsignedWord (SRC1[i+15:i] + SRC2[i+15:i])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] = 0FIFI;ENDFOR;DEST[MAXVL-1:VL] := 0Intel C/C++ Compiler Intrinsic EquivalentsPADDUSB:__m64 _mm_adds_pu8(__m64 m1, __m64 m2)PADDUSW:__m64 _mm_adds_pu16(__m64 m1, __m64 m2)(V)PADDUSB: __m128i _mm_adds_epu8 ( __m128i a, __m128i b)(V)PADDUSW:__m128i _mm_adds_epu16 ( __m128i a, __m128i b)VPADDUSB:__m256i _mm256_adds_epu8 ( __m256i a, __m256i b)VPADDUSW:__m256i _mm256_adds_epu16 ( __m256i a, __m256i b)VPADDUSB__m512i _mm512_adds_epu8 ( __m512i a, __m512i b)VPADDUSW__m512i _mm512_adds_epu16 ( __m512i a, __m512i b)VPADDUSB__m512i _mm512_mask_adds_epu8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)VPADDUSW__m512i _mm512_mask_adds_epu16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)VPADDUSB__m512i _mm512_maskz_adds_epu8 (__mmask64 m, __m512i a, __m512i b)VPADDUSW__m512i _mm512_maskz_adds_epu16 (__mmask32 m, __m512i a, __m512i b)VPADDUSB__m256i _mm256_mask_adds_epu8 (__m256i s, __mmask32 m, __m256i a, __m256i b)VPADDUSW__m256i _mm256_mask_adds_epu16 (__m256i s, __mmask16 m, __m256i a, __m256i b)VPADDUSB__m256i _mm256_maskz_adds_epu8 (__mmask32 m, __m256i a, __m256i b)VPADDUSW__m256i _mm256_maskz_adds_epu16 (__mmask16 m, __m256i a, __m256i b)VPADDUSB__m128i _mm_mask_adds_epu8 (__m128i s, __mmask16 m, __m128i a, __m128i b)VPADDUSW__m128i _mm_mask_adds_epu16 (__m128i s, __mmask8 m, __m128i a, __m128i b)VPADDUSB__m128i _mm_maskz_adds_epu8 (__mmask16 m, __m128i a, __m128i b)VPADDUSW__m128i _mm_maskz_adds_epu16 (__mmask8 m, __m128i a, __m128i b)Flags AffectedNone.Numeric ExceptionsNone.Other ExceptionsNon-EVEX-encoded instruction, see Table2-21, “Type 4 Class Exception Conditions”.EVEX-encoded instruction, see Exceptions Type E4.nb in Table2-49, “Type E4 Class Exception Conditions”.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.