image/svg+xml NOP—No Operation Instruction Operand Encoding Description This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIPregister. The multi-byte form of NOP is available on processors with model encoding: • CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction’s operation is the same in non-64-bit modes and 64-bit mode. Operation The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction. The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multi-byte NOP instruction. The memory operand form of the instruction allows software to create a byte sequence of “no operation” as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are: Flags Affected None Exceptions (All Operating Modes) #UD If the LOCK prefix is used. OpcodeInstructionOp/ En 64-Bit Mode Compat/ Leg Mode Description NP 90NOPZOValidValidOne byte no-operation instruction. NP 0F 1F /0NOP r/m16MValidValidMulti-byte no-operation instruction. NP 0F 1F /0NOP r/m32MValidValidMulti-byte no-operation instruction. Op/EnOperand 1Operand 2Operand 3Operand 4 ZONANANANA MModRM:r/m (r)NANANA Table 4-12. Recommended Multi-Byte Sequence of NOP Instruction LengthAssemblyByte Sequence 2 bytes66 NOP66 90H 3 bytesNOP DWORD ptr [EAX]0F 1F 00H 4 bytesNOP DWORD ptr [EAX + 00H]0F 1F 40 00H 5 bytesNOP DWORD ptr [EAX + EAX*1 + 00H]0F 1F 44 00 00H 6 bytes66 NOP DWORD ptr [EAX + EAX*1 + 00H]66 0F 1F 44 00 00H 7 bytesNOP DWORD ptr [EAX + 00000000H]0F 1F 80 00 00 00 00H 8 bytesNOP DWORD ptr [EAX + EAX*1 + 00000000H]0F 1F 84 00 00 00 00 00H 9 bytes66 NOP DWORD ptr [EAX + EAX*1 + 00000000H]66 0F 1F 84 00 00 00 00 00H This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE .