MULPD—Multiply Packed Double-Precision Floating-Point ValuesInstruction Operand EncodingDescriptionMultiply packed double-precision floating-point values from the first source operand with corresponding values in the second source operand, and stores the packed double-precision floating-point results in the destination operand.EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. Bits (MAXVL-1:256) of the corre-sponding destination ZMM register are zeroed.VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of the destination YMM register destination are zeroed.128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescription66 0F 59 /rMULPD xmm1, xmm2/m128AV/VSSE2Multiply packed double-precision floating-point values in xmm2/m128 with xmm1 and store result in xmm1.VEX.128.66.0F.WIG 59 /rVMULPD xmm1,xmm2, xmm3/m128BV/VAVXMultiply packed double-precision floating-point values in xmm3/m128 with xmm2 and store result in xmm1.VEX.256.66.0F.WIG 59 /rVMULPD ymm1, ymm2, ymm3/m256BV/VAVXMultiply packed double-precision floating-point values in ymm3/m256 with ymm2 and store result in ymm1.EVEX.128.66.0F.W1 59 /rVMULPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcstCV/VAVX512VLAVX512FMultiply packed double-precision floating-point values from xmm3/m128/m64bcst to xmm2 and store result in xmm1.EVEX.256.66.0F.W1 59 /rVMULPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcstCV/VAVX512VLAVX512FMultiply packed double-precision floating-point values from ymm3/m256/m64bcst to ymm2 and store result in ymm1.EVEX.512.66.0F.W1 59 /rVMULPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}CV/VAVX512FMultiply packed double-precision floating-point values in zmm3/m512/m64bcst with zmm2 and store result in zmm1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (r, w)ModRM:r/m (r)NANABNAModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)NACFullModRM:reg (w)EVEX.vvvv (r)ModRM:r/m (r)NA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.