MOVUPD—Move Unaligned Packed Double-Precision Floating-Point ValuesInstruction Operand EncodingDescriptionNote: VEX.vvvv and EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.EVEX.512 encoded version:Moves 512 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a float64 memory location, to store the contents of a ZMM register into a memory. The destination operand is updated according to the writemask.Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescription66 0F 10 /rMOVUPD xmm1, xmm2/m128AV/VSSE2Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.66 0F 11 /rMOVUPD xmm2/m128, xmm1BV/VSSE2Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.VEX.128.66.0F.WIG 10 /rVMOVUPD xmm1, xmm2/m128AV/VAVXMove unaligned packed double-precision floating-point from xmm2/mem to xmm1.VEX.128.66.0F.WIG 11 /rVMOVUPD xmm2/m128, xmm1BV/VAVXMove unaligned packed double-precision floating-point from xmm1 to xmm2/mem.VEX.256.66.0F.WIG 10 /rVMOVUPD ymm1, ymm2/m256AV/VAVXMove unaligned packed double-precision floating-point from ymm2/mem to ymm1.VEX.256.66.0F.WIG 11 /rVMOVUPD ymm2/m256, ymm1BV/VAVXMove unaligned packed double-precision floating-point from ymm1 to ymm2/mem.EVEX.128.66.0F.W1 10 /rVMOVUPD xmm1 {k1}{z}, xmm2/m128CV/VAVX512VLAVX512FMove unaligned packed double-precision floating-point from xmm2/m128 to xmm1 using writemask k1.EVEX.128.66.0F.W1 11 /rVMOVUPD xmm2/m128 {k1}{z}, xmm1DV/VAVX512VLAVX512FMove unaligned packed double-precision floating-point from xmm1 to xmm2/m128 using writemask k1.EVEX.256.66.0F.W1 10 /rVMOVUPD ymm1 {k1}{z}, ymm2/m256CV/VAVX512VLAVX512FMove unaligned packed double-precision floating-point from ymm2/m256 to ymm1 using writemask k1.EVEX.256.66.0F.W1 11 /rVMOVUPD ymm2/m256 {k1}{z}, ymm1DV/VAVX512VLAVX512FMove unaligned packed double-precision floating-point from ymm1 to ymm2/m256 using writemask k1.EVEX.512.66.0F.W1 10 /rVMOVUPD zmm1 {k1}{z}, zmm2/m512CV/VAVX512FMove unaligned packed double-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.EVEX.512.66.0F.W1 11 /rVMOVUPD zmm2/m512 {k1}{z}, zmm1DV/VAVX512FMove unaligned packed double-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)ModRM:r/m (r)NANABNAModRM:r/m (w)ModRM:reg (r)NANACFull MemModRM:reg (w)ModRM:r/m (r)NANADFull MemModRM:r/m (w)ModRM:reg (r)NANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.