image/svg+xmlLLDT—Load Local Descriptor Table RegisterInstruction Operand EncodingDescriptionLoads the source operand into the segment selector field of the local descriptor table register (LDTR). The source operand (a general-purpose register or a memory location) contains a segment selector that points to a local descriptor table (LDT). After the segment selector is loaded in the LDTR, the processor uses the segment selector to locate the segment descriptor for the LDT in the global descriptor table (GDT). It then loads the segment limit and base address for the LDT from the segment descriptor into the LDTR. The segment registers DS, ES, SS, FS, GS, and CS are not affected by this instruction, nor is the LDTR field in the task state segment (TSS) for the current task.If bits 2-15 of the source operand are 0, LDTR is marked invalid and the LLDT instruction completes silently. However, all subsequent references to descriptors in the LDT (except by the LAR, VERR, VERW or LSL instructions) cause a general protection exception (#GP).The operand-size attribute has no effect on this instruction. The LLDT instruction is provided for use in operating-system software; it should not be used in application programs. This instruction can only be executed in protected mode or 64-bit mode.In 64-bit mode, the operand size is fixed at 16 bits.OperationIF SRC(Offset) > descriptor table limit THEN #GP(segment selector); FI;IF segment selector is validRead segment descriptor;IF SegmentDescriptor(Type) LDT THEN #GP(segment selector); FI;IF segment descriptor is not present THEN #NP(segment selector); FI;LDTR(SegmentSelector) := SRC;LDTR(SegmentDescriptor) := GDTSegmentDescriptor;ELSE LDTR := INVALIDFI;Flags AffectedNoneOpcodeInstructionOp/ En64-Bit ModeCompat/Leg ModeDescription0F 00 /2LLDT r/m16MValidValidLoad segment selector r/m16 into LDTR.Op/EnOperand 1Operand 2Operand 3Operand 4MModRM:r/m (r)NANANA

image/svg+xmlProtected Mode Exceptions#GP(0)If the current privilege level is not 0.If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.If the DS, ES, FS, or GS register contains a NULL segment selector.#GP(selector)If the selector operand does not point into the Global Descriptor Table or if the entry in the GDT is not a Local Descriptor Table.Segment selector is beyond GDT limit.#SS(0)If a memory operand effective address is outside the SS segment limit.#NP(selector)If the LDT descriptor is not present.#PF(fault-code)If a page fault occurs.#UD If the LOCK prefix is used.Real-Address Mode Exceptions#UDThe LLDT instruction is not recognized in real-address mode.Virtual-8086 Mode Exceptions#UDThe LLDT instruction is not recognized in virtual-8086 mode.Compatibility Mode ExceptionsSame exceptions as in protected mode.64-Bit Mode Exceptions#SS(0)If a memory address referencing the SS segment is in a non-canonical form.#GP(0)If the current privilege level is not 0.If the memory address is in a non-canonical form.#GP(selector)If the selector operand does not point into the Global Descriptor Table or if the entry in the GDT is not a Local Descriptor Table.Segment selector is beyond GDT limit.#NP(selector)If the LDT descriptor is not present.#PF(fault-code)If a page fault occurs.#UD If the LOCK prefix is used.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.