DEC—Decrement by 1Instruction Operand EncodingDescriptionSubtracts 1 from the destination operand, while preserving the state of the CF flag. The destination operand can be a register or a memory location. This instruction allows a loop counter to be updated without disturbing the CF flag. (To perform a decrement operation that updates the CF flag, use a SUB instruction with an immediate operand of 1.)This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.In 64-bit mode, DEC r16 and DEC r32 are not encodable (because opcodes 48H through 4FH are REX prefixes). Otherwise, the instruction’s 64-bit mode default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.OperationDEST := DEST – 1;Flags AffectedThe CF flag is not affected. The OF, SF, ZF, AF, and PF flags are set according to the result.Protected Mode Exceptions#GP(0)If the destination operand is located in a non-writable segment.If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.If the DS, ES, FS, or GS register contains a NULL segment selector.#SS(0)If a memory operand effective address is outside the SS segment limit.#PF(fault-code)If a page fault occurs.#AC(0)If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.#UD If the LOCK prefix is used but the destination is not a memory operand.OpcodeInstructionOp/ En64-Bit ModeCompat/Leg ModeDescriptionFE /1DEC r/m8MValidValidDecrement r/m8 by 1.REX + FE /1DEC r/m8*MValidN.E.Decrement r/m8 by 1.FF /1DEC r/m16MValidValidDecrement r/m16 by 1.FF /1DEC r/m32MValidValidDecrement r/m32 by 1.REX.W + FF /1DEC r/m64MValidN.E.Decrement r/m64 by 1.48+rwDEC r16ON.E.ValidDecrement r16 by 1.48+rdDEC r32ON.E.ValidDecrement r32 by 1.NOTES:*In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH. Op/EnOperand 1Operand 2Operand 3Operand 4MModRM:r/m (r, w)NANANAOopcode + rd (r, w)NANANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.