image/svg+xmlCOMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGSInstruction Operand EncodingDescriptionCompares the single-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).Operand 1 is an XMM register; operand 2 can be an XMM register or a 32 bit memory location. The COMISS instruction differs from the UCOMISS instruction in that it signals a SIMD floating-point invalid opera-tion exception (#I) when a source operand is either a QNaN or SNaN. The UCOMISS instruction signals an invalid operation exception only if a source operand is an SNaN.The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.Software should ensure VCOMISS is encoded with VEX.L=0. Encoding VCOMISS with VEX.L=1 may encounter unpredictable behavior across different processor generations.OperationCOMISS (all versions)RESULT :=OrderedCompare(DEST[31:0] <> SRC[31:0]) {(* Set EFLAGS *) CASE (RESULT) OFUNORDERED: ZF,PF,CF := 111;GREATER_THAN: ZF,PF,CF := 000;LESS_THAN: ZF,PF,CF := 001;EQUAL: ZF,PF,CF := 100;ESAC;OF, AF, SF := 0; }Opcode/InstructionOp / En64/32 bit Mode SupportCPUID Feature FlagDescriptionNP 0F 2F /rCOMISS xmm1, xmm2/m32AV/VSSECompare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.VEX.LIG.0F.WIG 2F /rVCOMISS xmm1, xmm2/m32AV/VAVXCompare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.EVEX.LLIG.0F.W0 2F /rVCOMISS xmm1, xmm2/m32{sae}BV/VAVX512FCompare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.Op/EnTuple TypeOperand 1Operand 2Operand 3Operand 4ANAModRM:reg (w)ModRM:r/m (r)NANABTuple1 ScalarModRM:reg (w)ModRM:r/m (r)NANA

image/svg+xmlIntel C/C++ Compiler Intrinsic EquivalentVCOMISS int _mm_comi_round_ss(__m128 a, __m128 b, int imm, int sae); VCOMISS int _mm_comieq_ss (__m128 a, __m128 b)VCOMISS int _mm_comilt_ss (__m128 a, __m128 b)VCOMISS int _mm_comile_ss (__m128 a, __m128 b)VCOMISS int _mm_comigt_ss (__m128 a, __m128 b)VCOMISS int _mm_comige_ss (__m128 a, __m128 b)VCOMISS int _mm_comineq_ss (__m128 a, __m128 b)SIMD Floating-Point ExceptionsInvalid (if SNaN or QNaN operands), Denormal.Other ExceptionsVEX-encoded instructions, see Table2-20, “Type 3 Class Exception Conditions”. EVEX-encoded instructions, see Table2-48, “Type E3NF Class Exception Conditions”.Additionally:#UDIf VEX.vvvv != 1111B or EVEX.vvvv != 1111B.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.