image/svg+xmlBLENDVPD — Variable Blend Packed Double Precision Floating-Point ValuesInstruction Operand EncodingDescriptionConditionally copy each quadword data element of double-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each quadword element of the mask register.Each quadword element of the destination operand is copied from:•the corresponding quadword element in the second source operand, if a mask bit is “1”; or•the corresponding quadword element in the first source operand, if a mask bit is “0”The register assignment of the implicit mask operand for BLENDVPD is defined to be the architectural register XMM0.128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMM0. An attempt to execute BLENDVPD with a VEX prefix will cause #UD.VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (MAXVL-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.W must be 0, otherwise, the instruction will #UD.VEX.256 encoded version: The first source operand and destination operand are YMM registers. The second source operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. VEX.W must be 0, otherwise, the instruction will #UD.VBLENDVPD permits the mask to be any XMM or YMM register. In contrast, BLENDVPD treats XMM0 implicitly as the mask and do not support non-destructive destination operation. Opcode/InstructionOp/ En64/32-bit ModeCPUID Feature FlagDescription66 0F 38 15 /rBLENDVPD xmm1, xmm2/m128 , <XMM0>RM0V/VSSE4_1Select packed DP FP values from xmm1 and xmm2 from mask specified in XMM0 and store the values in xmm1.VEX.128.66.0F3A.W0 4B /r /is4VBLENDVPD xmm1, xmm2, xmm3/m128, xmm4RVMRV/VAVXConditionally copy double-precision floating-point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the mask operand, xmm4.VEX.256.66.0F3A.W0 4B /r /is4VBLENDVPD ymm1, ymm2, ymm3/m256, ymm4RVMRV/VAVXConditionally copy double-precision floating-point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the mask operand, ymm4.Op/EnOperand 1Operand 2Operand 3Operand 4RM0ModRM:reg (r, w)ModRM:r/m (r)implicit XMM0NARVMRModRM:reg (w)VEX.vvvv (r)ModRM:r/m (r)imm8[7:4]

image/svg+xmlOperationBLENDVPD (128-bit Legacy SSE version)MASK := XMM0IF (MASK[63] = 0) THEN DEST[63:0] := DEST[63:0]ELSE DEST [63:0] := SRC[63:0] FIIF (MASK[127] = 0) THEN DEST[127:64] := DEST[127:64]ELSE DEST [127:64] := SRC[127:64] FIDEST[MAXVL-1:128] (Unmodified)VBLENDVPD (VEX.128 encoded version)MASK := SRC3IF (MASK[63] = 0) THEN DEST[63:0] := SRC1[63:0]ELSE DEST [63:0] := SRC2[63:0] FIIF (MASK[127] = 0) THEN DEST[127:64] := SRC1[127:64]ELSE DEST [127:64] := SRC2[127:64] FIDEST[MAXVL-1:128] := 0VBLENDVPD (VEX.256 encoded version)MASK := SRC3IF (MASK[63] = 0) THEN DEST[63:0] := SRC1[63:0]ELSE DEST [63:0] := SRC2[63:0] FIIF (MASK[127] = 0) THEN DEST[127:64] := SRC1[127:64]ELSE DEST [127:64] := SRC2[127:64] FIIF (MASK[191] = 0) THEN DEST[191:128] := SRC1[191:128]ELSE DEST [191:128] := SRC2[191:128] FIIF (MASK[255] = 0) THEN DEST[255:192] := SRC1[255:192]ELSE DEST [255:192] := SRC2[255:192] FIIntel C/C++ Compiler Intrinsic EquivalentBLENDVPD:__m128d _mm_blendv_pd(__m128d v1, __m128d v2, __m128d v3);VBLENDVPD:__m128 _mm_blendv_pd (__m128d a, __m128d b, __m128d mask);VBLENDVPD:__m256 _mm256_blendv_pd (__m256d a, __m256d b, __m256d mask);SIMD Floating-Point ExceptionsNoneOther ExceptionsSee Table2-21, “Type 4 Class Exception Conditions”; additionally:#UD If VEX.W = 1.

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.