image/svg+xmlAESIMC—Perform the AES InvMixColumn TransformationInstruction Operand EncodingDescriptionPerform the InvMixColumns transformation on the source operand and store the result in the destination operand. The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory loca-tion. Note: the AESIMC instruction should be applied to the expanded AES round keys (except for the first and last round key) in order to prepare them for decryption using the “Equivalent Inverse Cipher” (defined in FIPS 197). 128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged.VEX.128 encoded version: Bits (MAXVL-1:128) of the destination YMM register are zeroed.Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.OperationAESIMCDEST[127:0] := InvMixColumns( SRC );DEST[MAXVL-1:128] (Unmodified)VAESIMC DEST[127:0] := InvMixColumns( SRC );DEST[MAXVL-1:128] := 0;Intel C/C++ Compiler Intrinsic Equivalent(V)AESIMC:__m128i _mm_aesimc (__m128i)SIMD Floating-Point ExceptionsNoneOther ExceptionsSee Table2-21, “Type 4 Class Exception Conditions”; additionally:#UDIf VEX.vvvv ≠ 1111B.Opcode/InstructionOp/ En64/32-bit ModeCPUID Feature FlagDescription66 0F 38 DB /rAESIMC xmm1, xmm2/m128RMV/VAESPerform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.VEX.128.66.0F38.WIG DB /rVAESIMC xmm1, xmm2/m128RMV/VBoth AES andAVX flagsPerform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.Op/EnOperand 1Operand2Operand3Operand4RMModRM:reg (w)ModRM:r/m (r)NANA

This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.