AAS—ASCII Adjust AL After SubtractionInstruction Operand EncodingDescriptionAdjusts the result of the subtraction of two unpacked BCD values to create a unpacked BCD result. The AL register is the implied source and destination operand for this instruction. The AAS instruction is only useful when it follows a SUB instruction that subtracts (binary subtraction) one unpacked BCD value from another and stores a byte result in the AL register. The AAA instruction then adjusts the contents of the AL register to contain the correct 1-digit unpacked BCD result. If the subtraction produced a decimal carry, the AH register decrements by 1, and the CF and AF flags are set. If no decimal carry occurred, the CF and AF flags are cleared, and the AH register is unchanged. In either case, the AL register is left with its top four bits set to 0.This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.OperationIF 64-bit modeTHEN#UD;ELSEIF ((AL AND 0FH) > 9) or (AF = 1)THENAX := AX – 6;AH := AH – 1;AF := 1;CF := 1;AL := AL AND 0FH;ELSECF := 0;AF := 0;AL := AL AND 0FH;FI;FI;Flags AffectedThe AF and CF flags are set to 1 if there is a decimal borrow; otherwise, they are cleared to 0. The OF, SF, ZF, and PF flags are undefined.Protected Mode Exceptions#UD If the LOCK prefix is used.Real-Address Mode ExceptionsSame exceptions as protected mode.OpcodeInstructionOp/ En64-bit ModeCompat/Leg ModeDescription3FAASZOInvalidValidASCII adjust AL after subtraction.Op/EnOperand 1Operand 2Operand 3Operand 4ZONANANANA
This UNOFFICIAL reference was generated from the official Intel® 64 and IA-32 Architectures Software Developer’s Manual by a dumb script. There is no guarantee that some parts aren't mangled or broken and is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.